发明名称 Method of design for testability, method of design for avoiding bus error and integrated circuit
摘要 The invention provides a method of design for testability of a fault in a portion difficult to test such as an enable input of a tristate element. With regard to an integrated circuit design by a scan path method, an observation circuit including an EXOR tree having inputs in the number equal to that of tristate elements to be designed for testability and an observation dedicated scan FF is disposed. The enable inputs of the tristate elements are connected with the input terminals of the EXOR tree, and the output terminal of the EXOR tree is connected with the ordinary data input terminal of the observation dedicated scan FF. Furthermore, the observation scan FF is inserted into a scan chain already formed by the scan path method. In this manner, a fault in logic circuits for controlling the enable input of the tristate elements, which are conventionally difficult to be detected, can be observed at an external output pin through the scan chain.
申请公布号 US6016564(A) 申请公布日期 2000.01.18
申请号 US19970917555 申请日期 1997.08.26
申请人 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. 发明人 HOSOKAWA, TOSHINORI
分类号 G01R31/3185;(IPC1-7):H04B17/00 主分类号 G01R31/3185
代理机构 代理人
主权项
地址