发明名称 DELAY CIRCUIT AND OSCILLATION CIRCUIT USING THE DELAY CIRCUIT
摘要 <p>PROBLEM TO BE SOLVED: To avoid the delay circuit from being affected by the parasitic capacitance of the MOS transistors(TRs) used in the circuit. SOLUTION: A P-MOS TR 3 acts like a charging current source that is controlled by a charging current control circuit 1 when a level of an input signal is a power supply level, and is turned off when the input signal is at a ground GND level. An N-MOS TR 4 is turned off when the level of the input signal is the power supply level, and the TR 4 acts like a discharge current source that is controlled by a discharge current control circuit 2 when the input signal is at a ground GND level. The charging current control circuit 1 controls the P-MOS TR 3 so that a charging current proportional to a delayed control current 7 flows through a capacitor 5 via the P-MOS TR 3, and the discharge current control circuit 2 controls the N-MOS TR 4 so that a discharge current proportional to a delayed control current 8 flows through the capacitor 5 via the N-MOS TR 4. According to above, charging/discharge of the capacitor 5 is controlled to control the charging current and the discharge current and to control a gradient of an input via a circuit to an identification circuit 6 thereby controlling the delay time.</p>
申请公布号 JP2000013204(A) 申请公布日期 2000.01.14
申请号 JP19980171407 申请日期 1998.06.18
申请人 FUJITSU LTD 发明人 OZAWA SEIICHI;YAMAZAKI DAISUKE
分类号 G11C11/4076;H03K3/011;H03K3/0231;H03K3/354;H03K5/00;H03K5/13;(IPC1-7):H03K5/13 主分类号 G11C11/4076
代理机构 代理人
主权项
地址