| 摘要 |
The demodulator comprises two analogue digital converters (30,31) receiving an intermediate frequency (IF), and two multipliers (12',13') receiving alternate positive and negative bits. This changes the frequency of the received signals having the effect of increasing the output signal
|
