Integrated circuit device secured by complementary bus lines

摘要

The system uses pairs of lines to avoid risk of erroneous data recording. The integrated circuit which is incorporated into a smart card comprising a central processing unit (CPU), memories (RAM, ROM and EEPROM) and a data input/output pad (I/O). n address bus lines (A0... A15) and p data bus lines (D0..