| 摘要 |
A four-phase logic circuit characterized by a double inverter comprising a series of FETs utilizing unconditional charge and conditional discharge of the output node. Only one FET is interposed in the discharge path. The discharge FET is controlled by a clock pulse connected through a FET which is in turn controlled by the data signal.
|
