发明名称 |
Performing SIMD shift and arithmetic operation in non-SIMD architecture by operation on packed data of sub-operands and carry over-correction |
摘要 |
A microprocessor circuit is disclosed for instructions on an arithmetic/shift function performing standard operations (e.g., ALU instructions or Shift instructions) on instructions in a first cycle of operation, and a correction circuit responsive to the arithmetic/shift function for modifying the standard results provided by the arithmetic/shift function to results required by a SIMD instruction being executed. The arithmetic/shift function is an instruction provided by either an Arithmetic Logic Unit (ALU) or by a shift instruction. The correction circuit passes data, unchanged for logical instructions but provides condition codes according to the SIMD instruction.
|
申请公布号 |
US6006316(A) |
申请公布日期 |
1999.12.21 |
申请号 |
US19960770349 |
申请日期 |
1996.12.20 |
申请人 |
INTERNATIONAL BUSINESS MACHINES, CORPORATION |
发明人 |
DINKJIAN, ROBERT MICHAEL |
分类号 |
G06F7/57;G06F9/302;G06F9/315;(IPC1-7):G06F9/302 |
主分类号 |
G06F7/57 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|