| 摘要 |
A system for N-bit part failure detection using n-bit error detecting codes where n is less than N is disclosed. In a computer system having storage devices N bits wide and an error detection and correction capability of less than N bits, bit assignments are made so that storage device failures will be detectable because of the manner the effect of a part failure is distributed among multiple codewords. Consequently 8 and 16 bit wide DRAMs may be used in a memory system using error detection and correction codes which are not capable of detecting 8 or 16 bit errors in a codeword, and still preserve the ability to detect the worst errors possibly caused by a part failure. Further, since error detection and correction codes with a predefined error detection and correction capability generally do not double in number of bits required when the data portion of a codeword doubles, the present invention allows use of the remaining bits when using larger data words, not only for special data, but also for another error detection and correction code for the special data, all still preserving the ability to detect any part failures, even when a part failure causes a number of total bit errors far exceeding the error detection capability of the error detection and correction codes.
|
