发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND MANUFACTURE THEREOF
摘要 PROBLEM TO BE SOLVED: To realize a DRAM having the excellent refleshing characteristics without decreasing the threshold voltage of a memory-cell selecting MISFET (metal-insulator semiconductor field-effect transistor). SOLUTION: In a channel region, high-concentration boron for adjusting a threshold voltage is introduced. At the lower part of a pair of n-type semiconductor region constituting a source and a drain, an electric-field alleviating layer constituted of phosphor is formed. Furthermore, at the sloping region of the concentration distribution of the boron for adjusting the threshold voltage, arsenic is introduced. At the region, wherein the arsenic is introduced, the concentration distribution of the above described boron becomes low. The impurity concentration of the semiconductor substrate at the metallurgical bonding position of the electric-field alleviating layer and the semiconductor substrate becomes low to the degree of 1&times;10<17> cm<3> .
申请公布号 JPH11345945(A) 申请公布日期 1999.12.14
申请号 JP19980150888 申请日期 1998.06.01
申请人 HITACHI LTD 发明人 OYU SHIZUNORI;KUBOTA KATSUHIKO;SUZUKI CHIKASHI;TADAKI YOSHITAKA;OGISHIMA JUNJI;TSUCHIYA OSAMU;ASAKURA HISAO;WATABE KOZO
分类号 H01L29/78;H01L21/8238;H01L21/8242;H01L27/092;H01L27/108 主分类号 H01L29/78
代理机构 代理人
主权项
地址