发明名称 INTERLOCK PROCESSING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To guarantee that all of multiplexed processing circuits are normally operated and an original function by multiplex is achieved. SOLUTION: This circuit is provided with plural abnormality detection circuits 22 and 32 for respectively independently detecting a certain specified abnormal state, lock signal output circuits 41 and 42 for outputting prescribed lock signals in the case that at least one of the abnormality detection circuits detect the abnormal state and release signal output circuits 23, 33, 24, 34, 40 and 41 for outputting release signals for indicating that the lock signals are released only when, in the case that a prescribed release signal is inputted after the lock signal is outputted, all the abnormality detection circuits detect the abnormal state when the lock signals are outputted. Or, instead of the release signal output circuits, an alarm signal output circuit for outputting prescribed alarm signals when one of the abnormality detection circuits does not detect the abnormal state when the lock signals are outputted is provided.
申请公布号 JPH11345001(A) 申请公布日期 1999.12.14
申请号 JP19980165831 申请日期 1998.06.01
申请人 CANON INC 发明人 SATO TERUYA
分类号 H01L21/677;B25J9/16;F16P3/08;G05B9/02;G05B9/03;(IPC1-7):G05B9/02 主分类号 H01L21/677
代理机构 代理人
主权项
地址