发明名称 ARITHMETIC AMPLIFIER
摘要 PROBLEM TO BE SOLVED: To improve a through-rate or settling in the step response of an operation amplifier without changing the circuit constitution of the operation amplifier by providing an active element whose resistance value is made variable and a difference controlling means for changing the resistance value of the active element based on the difference of the input of the arithmetic amplifying means. SOLUTION: This arithmetic amplifier is provided with an active element (nMOS transistor M20) whose resistance value is made variable and a difference controlling means (differential stage of a block 13) for changing the resistance value of the active element based on the difference of the inputs of an arithmetic amplifying means. The difference controlling means detects a differential voltage between the input voltage and output voltage of operation amplifiers 10-12, and converts it into currents, and the currents are transmitted by the current mirror circuits of MOS transistors M13-M18. The transmitted currents are converted into a voltage by using an MOS transistor M19 whose gate and drain are short-circuited as load resistance, and a voltage converted as a value based on a difference between the input voltage and output voltage of the operating amplifier is added to the gate of an nMOS transistor M20.
申请公布号 JPH11340753(A) 申请公布日期 1999.12.10
申请号 JP19990041884 申请日期 1999.02.19
申请人 CANON INC 发明人 SAKURAGI KOSEI
分类号 G06G7/12;H03F3/45;(IPC1-7):H03F3/45 主分类号 G06G7/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利