发明名称 VOLTAGE LIMITING CIRCUIT FOR INTEGRATED CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a voltage limiting circuit for an integrated circuit capable of expecting a stable operation without adjustment even when a threshold voltage of a transistor fluctuates. SOLUTION: At the time of protecting a circuit block A, a first transistor 3 is interposed between signal input 1 and the circuit block A and a second transistor 5 similar to the first transistor 3 is interposed to a bias voltage generation circuit 4 for forming a bias voltage to be applied to the first transistor 3. Even when the threshold voltage of the first transistor 3 fluctuates, a threshold voltage of the second transistor 5 fluctuates and the bias voltage Vg applied from the bias voltage generation circuit 4 to the first transistor 3 is also compensated.
申请公布号 JPH11340765(A) 申请公布日期 1999.12.10
申请号 JP19980144921 申请日期 1998.05.27
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 OMORI TETSUO;KOIZUMI TAKASHI;KATAOKA YUMIKO
分类号 H03G11/00 主分类号 H03G11/00
代理机构 代理人
主权项
地址