摘要 |
A frequency synthesizer includes a first counter for counting cycles of an input clock and for generating a reference output bus, a VCO for generating an output signal, a second counter for counting cycles of the output signal and for generating a VCO output bus, and a phase detector for measuring the phase error between the reference bus and the VCO output bus and for generating a control signal which is applied to the control input of the VCO. The phase detector includes circuitry for computing a corrected bus by multiplying the VCO output bus with a correction coefficient proportional to the reciprocal of the modulo count of the second counter.
|