Defect analysis apparatus for the inspection of an integrated circuit (IC) such as a dynamic random access memory (DRAM)

摘要

Defect information is extracted from an input fail bit map. A converter applies a two-dimensional wavelet conversion process to the input fail bit map. An image output device outputs the wavelet conversion result as an image information. An Independent claim is also included for a defect analysis.