发明名称 |
Method and apparatus for accessing a parallel memory buffer with serial data |
摘要 |
<p>A memory buffer apparatus (29) includes an extended shift register (32) and a memory (30). The extended shift register (32) shifts a plurality of serial bits to produce a multi-bit data word. The multi-bit data word has a predetermined length based on a delay interval that is a multiple of a serial bit period. The memory (30) stores the bit-slice of the multi-bit data word. The bit-slice has a length less than that of the multi-bit data word. An extended output shift register (34) can also be included in the apparatus (29). The extended output shift register (34) has a length greater than the stored bit-slice, and performs a parallel-to-serial conversion of the bit-slice output from the memory (30). <IMAGE></p> |
申请公布号 |
EP0961435(A2) |
申请公布日期 |
1999.12.01 |
申请号 |
EP19990108473 |
申请日期 |
1999.04.30 |
申请人 |
SIEMENS INFORMATION AND COMMUNICATION NETWORKS INC. |
发明人 |
COLE, STEVEN R. |
分类号 |
H04J3/04;G11C7/10;H04J3/06;H04J3/16;H04L13/08;(IPC1-7):H04J3/16;H04Q11/04 |
主分类号 |
H04J3/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|