发明名称 Arithmetic operation and rounding system
摘要 An arithmetic operation system is provided, which is capable of floating-point arithmetic operation at high speed using minimal hardware devices. The position of an actual point of a first operand is detected by an actual point detector, resulting in a position data and a bit number data according to the detected position. A third operand having no actual point is generated by shifting the first operand having the actual point by the first shifter according to the bit number data. The second and third operands, both of which have no actual point, are arithmetically operated by an integer arithmetic operator to output a first operation result. The first operation result is rounded by a rounder according to the position data to output a second operation result. The second operation result having the actual position is generated by shifting the second operation result thus rounded to right by a second shifter according to the bit number data. Thus, the floating-point arithmetic operation for the first and second operands is able to be performed without any dedicated-purpose floating-point arithmetic processor nor operator. <IMAGE>
申请公布号 EP0849662(A3) 申请公布日期 1999.12.01
申请号 EP19970122568 申请日期 1997.12.19
申请人 NEC CORPORATION 发明人 KATSUTA, HIROSHI
分类号 G06F7/38;G06F7/48;G06F7/483 主分类号 G06F7/38
代理机构 代理人
主权项
地址