发明名称 Apparatus and method for scheduling virtual circuit data for DMA from a host memory to a transmit buffer memory
摘要 A method of scheduling the transmission of cells from a network node involves storing entries in a schedule table at predetermined locations, wherein each location represents a point in time at which a cell is to be transmitted. Each entry in the table contains a pointer to a list of virtual circuits having cells scheduled for transmission at the time corresponding to the location of the entry in the table. When a VC has a cell to be transmitted at a particular time, the VC is queued to the head, rather than the tail, of the list of VCs pointed to by the pointer located at the entry in the table corresponding to the time at which the cell is to be transmitted. The VC is therefore the first VC transmitted from the list of VCs.
申请公布号 US5995995(A) 申请公布日期 1999.11.30
申请号 US19960712698 申请日期 1996.09.12
申请人 CABLETRON SYSTEMS, INC. 发明人 THOMAS, ROBERT E.;SIMCOE, ROBERT J.;ROMAN, PETER J.;CHARNY, ANNA;CHEUNG, WING
分类号 H04L12/56;H04Q11/04;(IPC1-7):G06F9/00 主分类号 H04L12/56
代理机构 代理人
主权项
地址