发明名称 |
Verfahren zum Testen einer integrierten Schaltungsanordnung und integrierte Schaltungsanordnung hierfür |
摘要 |
In test mode, a pseudo-random generator (26) located inside the integrated circuit (10) generates a plurality of digital test values which are each conveyed to a digital signal processing device (22) inside the integrated circuit (10). The individual output signals of the digital processing device (22) are conveyed to a checksum arithmetic unit (30) which calculates a checksum from the plurality of processed items of data. The checksum is then used as a criterion for the integrated circuit (10) being free of defects.
|
申请公布号 |
DE19819264(A1) |
申请公布日期 |
1999.11.25 |
申请号 |
DE19981019264 |
申请日期 |
1998.04.30 |
申请人 |
MICRONAS INTERMETALL GMBH |
发明人 |
HUMMEL, ULRICH HELMUT;BRADFORD, JONATHAN |
分类号 |
G01R31/28;G01R31/3167;G01R31/3185;(IPC1-7):G01R31/316 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|