发明名称 |
Packet distribution in a microcomputer |
摘要 |
<p>An integrated circuit device (11) with an address and data path (15) interconnects a CPU (12) with at least one module (14) and a memory interface (32), the module (14) having circuitry (8) to generate an event request packet and the CPU having event logic (44) to decode the packet as well as circuitry to generate addressed memory access packets, the same address and data path (15) being used for the distribution of event request packets and memory access packets. <IMAGE></p> |
申请公布号 |
EP0959411(A1) |
申请公布日期 |
1999.11.24 |
申请号 |
EP19990303253 |
申请日期 |
1999.04.27 |
申请人 |
STMICROELECTRONICS LIMITED |
发明人 |
JONES, ANDREW MICHAEL;MAY, MICHAEL DAVID |
分类号 |
G06F13/24;(IPC1-7):G06F13/24 |
主分类号 |
G06F13/24 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|