发明名称 |
Circuit and method of erasing a nonvolatile semiconductor memory |
摘要 |
A system capable of stabilizing a tight distribution of threshold voltages of erased flash EEPROM memory cells within a fast time period includes at least one memory cell having source, channel and drain regions on a semiconductor substrate, a floating gate over the channel region on a tunnel oxide layer and a control gate over the floating gate, and a circuit for converging the threshold voltage of an erased memory cell to within a predetermined voltage range. The circuit includes: a driving circuit for applying a first voltage to the control gate and a second voltage between the source and drain regions during the self-convergence operation; and a backbias generator for applying a backbias voltage to the substrate so as to generate hot electrons/holes in the channel region and to inject ones of the hot electrons/holes into the floating gate during the self-convergence operation.
|
申请公布号 |
US5991203(A) |
申请公布日期 |
1999.11.23 |
申请号 |
US19980179694 |
申请日期 |
1998.10.27 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
CHOI, JEONG-HYUK |
分类号 |
G11C16/02;G11C5/14;G11C16/16;H01L21/8247;H01L27/115;H01L29/788;H01L29/792;(IPC1-7):G11C16/04 |
主分类号 |
G11C16/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|