发明名称 Shallow trench isolation of MOSFETS with reduced corner parasitic currents
摘要 A method is described for forming MOSFETs with shallow trench isolation wherein the abrupt corners introduced by anisotropically etching the silicon trenches are modified by an oxidation step which rounds off the corners and also reduces the effect of tensile stresses caused by the densified trench filler material. The method selectively exposes the corner regions to an oxidation whereby the formation of an oxide birdsbeak modulates the corners and introduces a compressive stress component in the corner region. Several variations of the procedure are disclosed, including embodiments wherein birdsbeaks extending in both a vertical and horizontal directions from the corners are employed. The channel and gate oxide edges of MOSFETs extend to these corners. By attenuating the abrupt corners and reducing the mechanical stresses, gate oxide integrity is improved and anomalous sub-threshold currents of MOSFETs formed are abated.
申请公布号 US5989978(A) 申请公布日期 1999.11.23
申请号 US19980116610 申请日期 1998.07.16
申请人 CHARTERED SEMICONDUCTOR MANUFACTURING, LTD. 发明人 PEIDOUS, IGOR V.
分类号 H01L21/762;H01L21/763;(IPC1-7):H01L21/822 主分类号 H01L21/762
代理机构 代理人
主权项
地址