| 摘要 |
An architecture for a multi-bank DRAM is described which utilizes banks which are staggered in order to increase the amount of data which can be accessed at any one time. The banks are staggered such that a portion of each bank is provided on opposite sides of a data path so that a single address can simultaneously specify both portions of the bank so that twice the amount of data can be accessed.
|
