发明名称 Reduced terminal testing system
摘要 A semiconductor wafer having dice that include circuitry that is placed into a mode when the circuitry receives an alternating signal having certain characteristics. The alternating signal may be supplied from a system controller through a probe, probe pad, and conductive path on the wafer. In a preferred embodiment, the conductive path simultaneously carries a VCC power signal and the alternating signal to the circuitry. However, the alternating signal may be carried on a conductive path different from the one carrying the VCC signal. A great deal of information may be conveyed through the alternating signal, making other signals unnecessary in controlling, testing, stressing, and repairing dice on the wafer. For example, clocking information may be conveyed through the alternating signal. The circuitry may be placed in different modes in response to different characteristics of the alternating signal. The alternating signal and a VCC power signal are received through a single contact on each die. A wafer mode controlling system includes a system controller to control application of the alternating signals and other signals to the dice on the wafer. The semiconductor wafer mode controlling system may also control a probe positioning controller including an array of probes that selectively brings the probes into contact with the probe pads, whereby the alternating signal having the certain characteristics is transmitted from the probe to the circuitry through the probe pad and conductive path and the circuitry of each of the dice is placed into the mode.
申请公布号 US5976899(A) 申请公布日期 1999.11.02
申请号 US19970948834 申请日期 1997.10.10
申请人 MICRON TECHNOLOGY, INC. 发明人 FARNWORTH, WARREN M.;NEVILL, LELAND R.;BEFFA, RAYMOND J.;CLOUD, EUGENE H.
分类号 G01R31/02;G01R31/26;G01R31/28;G01R31/317;G01R31/3185;H01L21/00;H01L21/8238;H01L23/58;H01L27/10;H01L29/00;(IPC1-7):H01L21/66 主分类号 G01R31/02
代理机构 代理人
主权项
地址