发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD FOR MANUFACTURING IT
摘要 PROBLEM TO BE SOLVED: To detect the signal stored in an information storage capacity element with high sensitivity by preventing a parasitic capacity of bit line from increasing, related to a DRAM where memory cell size is finer. SOLUTION: By allowing the width of a bit line BL narrower than a minimum work dimension which is decided by the resolution limit of photo-lithography, a parasitic capacity formed between adjoining bit lines is reduced. In order to make the width of the bit line BL more minute, a photo-resist film 43 is cut by ashing using ozone so that the width of a bit line pattern 43a is narrower than a minimum work dimension.
申请公布号 JPH11297951(A) 申请公布日期 1999.10.29
申请号 JP19980153822 申请日期 1998.05.18
申请人 HITACHI LTD 发明人 KAWAKAMI HIROSHI;SAITO MASAYOSHI;NAKAMURA YOSHITAKA;KAWAKITA KEIZO;YAMADA SATORU;SEKIGUCHI TOSHIHIRO;TADAKI YOSHITAKA;FUKUDA TAKUYA;TOKUNAGA TAKAFUMI;ASANO ISAMU;YOSHIDA MAKOTO;TAMARU TAKESHI;GOSHIMA HIDEKAZU;KUMAUCHI TAKAHIRO;UMEZAWA TADASHI;MITSUYA HARUHITO
分类号 H01L21/8242;H01L27/108 主分类号 H01L21/8242
代理机构 代理人
主权项
地址