发明名称 |
Output buffer circuit |
摘要 |
An output buffer circuit for controlling operation of an input and output terminal utilizing a pair of MOS Transistors respectively formed in first and second wells in a substrate. The input and output terminal is connected commonly to the source of the first MOS transistor, to the drain of the second MOS transistor and to the well of the first MOS transistor in order to hold the well at the same potential as the input and output terminal. Also included is a first potential point applying a first potential to the drain of the first MOS transistor and a second potential apply commonly to the source and the well electrode of the second MOS transistor. The resulting structure controls the operating state of the input and output terminal in a manner which allows for an enhanced output potential.
|
申请公布号 |
US5973509(A) |
申请公布日期 |
1999.10.26 |
申请号 |
US19980049033 |
申请日期 |
1998.03.27 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
TANIGUCHI, HIDEKI;ASAHINA, KATSUSHI |
分类号 |
H03K17/16;G11C11/407;G11C11/409;H01L27/02;H03K17/687;H03K19/00;H03K19/0175;H03K19/0185;H03K19/0948;(IPC1-7):H03K19/003 |
主分类号 |
H03K17/16 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|