发明名称 PROCESS ACCELERATOR
摘要 A process and apparatus for quantum acceleration of a conventional computer by coupling a few quantum devices to the conventional computer. Initially, a first, second, and third maximally entangled qubit are prepared in a Greenberger-Horne-Zeilinger State. A fourth qubit is prepared in a perfect superposition of states which is unentangled from the three qubits. The second qubit is then measured and its measured value is input to the conventional computer. The conventional computer operates on this measured input value and performs an inverse oracle function. The second qubit is modified according to the output from the conventional computer. This modified qubit is used as one of two control inputs for controlling a quantum gate. The other control input is the fourth qubit. The quantum gate phase inverts the third qubit according to the two control inputs. A measurement of the complement of the first qubit is taken in order to produce the necessary quantum interference of the third qubit. The third qubit can now be measured to find the correct final solution. An N-bit quantum accelerated computer can be constructed by implementing N numbers of 4-qubit sets.
申请公布号 WO9953410(A1) 申请公布日期 1999.10.21
申请号 WO1999US02833 申请日期 1999.02.09
申请人 SILICON GRAPHICS, INC. 发明人 GOSSETT, CARROLL, PHILIP
分类号 G06N99/00;(IPC1-7):G06F15/80 主分类号 G06N99/00
代理机构 代理人
主权项
地址