| 摘要 |
<p>The proposed address generating circuit of a shared-buffer type ATM (asynchronous transfer mode) switch adopts such an address management method that the ports multiplexed by time division for each input link can be switched to each output link through time division multiplexing. The address generating circuit of shared-buffer type ATM switch used for an ATM switching system comprises a plurality of address generating units (4) each for storing an address, port data and output link data of a cell stored in each shared buffer in time series manner; two port pointer registers (8a, 8b, 8c, ...) for storing data indicative of a current output port for each output link; and a port list table (9) for storing data of ports accommodated in each output link. <IMAGE></p> |
