High voltage tolerable input buffer

摘要

An input buffer includes an n-channel FET having a drain region coupled to the Vcc voltage supply, a source region coupled to the output terminal and a gate electrode coupled to the input terminal. A bias circuit maintains a voltage at the source of the n-channel FET which is greater than the VSS supply voltage when a logic low voltage is applied to the input terminal.