发明名称 |
Semiconductor memory device having hierarchical word line structure |
摘要 |
Conductive lines for electrostatic shielding including at least one signal line are arranged between a global data I/O bus line and a ground line transmitting a ground voltage to a nonselected word line through a sub-decoder. Capacitive coupling between bus lines included in the global data I/O bus and the ground line is suppressed, and floating up of a ground voltage on the nonselected word line is prevented.
|
申请公布号 |
US5966340(A) |
申请公布日期 |
1999.10.12 |
申请号 |
US19970960286 |
申请日期 |
1997.10.29 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
FUJINO, TAKESHI;TSUKUDE, MASAKI |
分类号 |
G11C11/407;G11C7/18;G11C8/14;G11C11/401;G11C11/409;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|