| 摘要 |
A dynamic sense amplifier (10) cooperates with an embedded latch arrangement for converting signals read from a memory cell array to digital signals. The dynamic sense amplifier (10) is connected to a complementary pair of data output lines, each associated with a data output node, and to a complementary pair of data lines from a column decoder associated with the memory cell array. The dynamic sense amplifier (10) is also connected to a sense enable line for receiving a sense enable signal, while the latch incorporated in the dynamic sense amplifier (10) is connected to a latch enable line. The dynamic sense amplifier (10) operates to quickly develop an intermediate charge state at the data output nodes in response to a read charge state on the data lines and a sense enable signal applied at the sense enable line. After developing the intermediate charge state, the latch enable signal is applied to the latch enable line to take the intermediate charge state to a final charge state at the data output nodes. This final charge state at the data output nodes produces data signals on the data output lines. The latch also operates in response to the latch enable signal to hold the charge at the data output nodes, thereby holding the data at the data output lines.
|
