发明名称 PIPELINED PHASE DETECTOR FOR CLOCK RECOVERY SYSTEMS
摘要 A method of phase detecting a data input NRZ signal comprises applying the input data signal to a pair of parallel channels each comprising the same phase delay, and each clocked using the same clock signal. The phase delayed input data signal is coupled to respective inputs of a pair of phase comparators. The input data signal is coupled to a further channel comprising the same phase delay, and the further channel is clocked using the same clock signal. The phase delayed input signal is passed from the further channel through a further delay which is a fraction of that same phase delay, and the further delay is clocked using the clock signal. The further delayed input data signal is applied to another input of one of the phase comparators. The input data signal is applied through another phase delay which has the fraction of the aforenoted same phase delay (but is unclocked), to another input of the other of the phase comparators. Output signals are obtained from each of the phase comparators.
申请公布号 CA2233530(A1) 申请公布日期 1999.09.30
申请号 CA19982233530 申请日期 1998.03.30
申请人 KWASNIEWSKI, TADEUSZ;WEI, FANGXING 发明人 KWASNIEWSKI, TADEUSZ;WEI, FANGXING
分类号 G01R25/00;H03L7/089;H03L7/091;H04L7/033;(IPC1-7):G01R25/00 主分类号 G01R25/00
代理机构 代理人
主权项
地址