发明名称 Avoiding cache collisions between frequently accessed, pinned routines or data structures
摘要 The performance of a computer system having a faster memory unit and a slower memory unit is improved. Memory locations of the faster memory unit are shared by a plurality of memory locations of the slower memory unit. The frequently accessed routines and data structures in the system are identified. The size of each frequently accessed routine is determined. Each routine is associated with a Moment Value computed according to a size of each routine and a frequency of access of the routine. The Moment Values and the associated routines are sorted in descending order in a sorted Moment Value list so that the routine with the largest Moment Value is first in the sorted Moment Value list. The associated routines are arranged in the order of decreasing Moment Value at memory locations in the slower memory unit of the computer. The performance of the program running on the computer system is improved by reducing contention for faster memory space among the frequently accessed routines.
申请公布号 US5960454(A) 申请公布日期 1999.09.28
申请号 US19960772048 申请日期 1996.12.19
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 MANDAL, MANAS;MARTINO, MICHAEL JOHN;WORTHINGTON, BRUCE LEE
分类号 G06F9/45;(IPC1-7):G06F12/08 主分类号 G06F9/45
代理机构 代理人
主权项
地址