发明名称 |
Apparatus and method for implementing a bank interlock scheme and related test mode for multibank memory devices |
摘要 |
Testing of a multibank memory device having a plurality of memory banks which includes activating two or more of the plurality of memory banks for participation in the test; selecting at least one common memory address corresponding to a memory cell within each activated bank; simultaneously writing test data into the selected memory cell of each activated bank; simultaneously reading the test data previously written into the selected memory cell of each activated bank; and comparing the test data read from each activated bank with the test data from each other activated bank and if a match is determined to exist, then indicating a pass condition, else indicating a fail condition.
|
申请公布号 |
US5959911(A) |
申请公布日期 |
1999.09.28 |
申请号 |
US19970939546 |
申请日期 |
1997.09.29 |
申请人 |
SIEMENS AKTIENGESELLSCHAFT |
发明人 |
KRAUSE, GUNNAR H.;KIEHL, OLIVER |
分类号 |
G01R31/28;G11C29/28;G11C29/34;(IPC1-7):G11C7/00 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|