发明名称 Method for reducing stress and improving step-coverage of tungsten interconnects and plugs
摘要 A method is described for improving the step coverage of tungsten interconnects and plugs when deposited at low temperatures into contact/via openings having high aspect ratios. The depositions are made at pressures between 4.5 and 100 Torr in a CVD tool. The method includes a first nucleation step, and a second step for filling the contact/via openings wherein deposition conditions favor good step coverage. For forming an interconnect and a third deposition step, providing moderate step coverage and low stress, is used to build up the interconnect. The high pressures permit deposition at practical rates at low temperatures. In addition the high pressures also permit application of backside gas pressure to the wafer during deposition, thereby improving the thermal contact between the wafer and the heated substrate holder. This contributes significantly to stress reduction and improved step coverage.
申请公布号 US5956609(A) 申请公布日期 1999.09.21
申请号 US19970907985 申请日期 1997.08.11
申请人 TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. 发明人 LEE, JIUN-CHUNG;WANG, HUI-LING;DUN, JOWEI;CHOU, KEN-SHEN
分类号 H01L21/768;(IPC1-7):H01L21/443 主分类号 H01L21/768
代理机构 代理人
主权项
地址