Semiconductor DRAM component with integral test circuit

摘要

The component, consisting of a DRAM (11) and logic unit (12) comprising a faulty chip recognition circuit (2). If the chip is recognized as faulty, the faulty data can be written into the recognition circuit. The faulty chip recognition circuit is formed on one surface of the semiconductor substrate (1). An Independent claim is also included for the testing process.