| 摘要 |
A test apparatus is formed of an error area computing device, an upper limit value computing portion and a delay time computing portion. The error area computing device computes an error area corresponding to a difference between waves of a request signal and an output signal to thereby correct control constants for a PID controller based on the error area. The upper limit value computing portion prevents the control constants from being corrected at values higher than upper limit values, and the delay time computing portion computes a phase delay time between the request signal and the output signal. In case the request signal has a higher frequency, the error area is computed as a value from which an error area due to the phase delay time is deducted. Thus, in the test apparatus, the control constants of the PID controller can be optimized for every cycle of an input signal, i.e. the request signal, and in the process of optimizing of the control constants, a bad influence is not exerted to a specimen.
|
