发明名称 Methods for making compact P-channel/N-channel transistor structure
摘要 A structure for a complementary field effect transistor includes a semiconductor body having a first body region of a first conductivity type and an adjoining second body region of an opposite second conductivity type. A buried dielectric region is located in the semiconductor body beneath the upper semiconductor surface and extends into the first and second body regions. A first drain region of the second conductivity type is located in the semiconductor body and adjoins the first body region, the dielectric region and the upper semiconductor surface. A second drain region of the first conductivity type is located in the semiconductor body and adjoins the second body region, the dielectric region and the upper semiconductor surface. The two drain regions are adjacent to one another. The buried dielectric region underlies the two drain regions and contacts portions of both drain regions so as to (a) isolate the first drain region from the second body region and (b) isolate the second drain region from the first body region. The transistor structure can be fabricated according to processes in which formation of the body regions is initiated before or after the dielectric region is formed.
申请公布号 US5953604(A) 申请公布日期 1999.09.14
申请号 US19960712923 申请日期 1996.09.13
申请人 INTEGRATED DEVICE TECHNOLOGY, INC. 发明人 LIEN, CHUEN-DER
分类号 H01L21/8238;H01L27/092;(IPC1-7):H01L21/823 主分类号 H01L21/8238
代理机构 代理人
主权项
地址