发明名称 |
Method of fabricating an EPROM type device with reduced process residues |
摘要 |
A semiconductor device is fabricated by the step of forming a first device isolation film in a peripheral circuit region by the use of a first pattern and a second device isolation film in a memory cell region by the use of a second pattern; forming a first conducting film processed by the use of a third pattern having a pattern-to-be-removed in a peripheral edge of the memory cell region; the step of forming an insulation film covering the memory cell region and processed by the use of a fourth pattern whose peripheral edge is positioned on the pattern-to-be-removed of the third pattern; and the step of forming a second conducting film processed by a fifth pattern.
|
申请公布号 |
US5950086(A) |
申请公布日期 |
1999.09.07 |
申请号 |
US19970878119 |
申请日期 |
1997.06.18 |
申请人 |
FUJITSU LIMITED |
发明人 |
TAKAHASHI, SATOSHI;KAJITA, TATSUYA;KURIHARA, HIDEO;KOMORI, HIDEKI;HIGASHITANI, MASAAKI |
分类号 |
H01L21/8247;H01L27/115;H01L29/788;H01L29/792;(IPC1-7):H01L21/336 |
主分类号 |
H01L21/8247 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|