Semiconductor memory device having hierarchical input/output line structure and method for arranging the same

摘要

A semiconductor memory device having a hierarchical input/output line structure and a method for arranging the same are provided. The semiconductor memory device includes a sub-array including a plurality of memory cells. The semiconductor memory device further includes a sense amplifier for sensing and amplifying the data of the memory cells of the sub-array. The semiconductor memory device further includes a sub-word line driver for driving the word lines of the memory cells. The semiconductor memory device further includes a local input/output line for receiving and transmitting the output signal of the sense amplifier. The semiconductor memory device further includes a global input/output line for receiving and transmitting the signal of the local input/output line. The semiconductor memory device further includes switching means for transmitting the signal of the local input/output line to the global input/output line in response to predetermined control signals. A conjunction area is formed in an intersecting area between the sense amplifier and the sub-word line driver. In particular, the switching means are separated and arranged in the conjunction areas in which the local input/output line intersects the global input/output line. A P driver and an N driver for driving the sense amplifier are arranged in the same conjunction.