发明名称 |
Servo circuit, digital PLL circuit and optical disk device |
摘要 |
A speed error detecting portion detects a speed error which is a frequency difference between a reproduced clock signal which is reproduced from a recording medium and a reference clock signal. A first phase error detecting portion detects a phase error which is a phase difference between the reproduced clock signal and the reference clock signal. A servo signal generating portion generates a servo signal which is used for eliminating the speed error and phase error. A second phase error detecting portion detects a phase error which is a phase difference between a reproduced synchronization signal reproduced from the recording medium separately from the reproduced clock signal and a reference synchronization signal. A reference phase changing portion changes the phase of the reference clock signal based on the phase error detected by the second phase error detecting portion. A reference frequency changing portion changes the frequency of the reference clock signal based on the phase error detected by the second phase error detecting portion.
|
申请公布号 |
US5946279(A) |
申请公布日期 |
1999.08.31 |
申请号 |
US19970839015 |
申请日期 |
1997.04.23 |
申请人 |
MITSUMI ELECTRIC CO., LTD. |
发明人 |
OKADA, ISAO;HIRABUKI, TSUYOSHI |
分类号 |
G11B19/247;G11B19/26;G11B19/28;G11B20/10;G11B20/14;G11B27/19;G11B27/24;G11B27/30;H03L7/08;H03L7/085;H03L7/181;(IPC1-7):G11B7/00 |
主分类号 |
G11B19/247 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|