| 摘要 |
<p>The NEG output of the Booth encoding circuit and the multiplicand input are gated (by 211,213,215) so as to minimize switching activity in the multiplier without adding any delay to the critical path thereof (103,105,107). Advantageously, power consumption in the multiplier is significantly reduced, e.g., on the order of 90%, when multiplication is in fact not being performed. Additionally, by changing the structure of the last XOR gate of the partial product generation circuit, the need to gate the multiplicand input can be eliminated. Advantageously, this eliminates the extra circuitry which would otherwise be required to gate the multiplicand input, thus reducing cost. Furthermore, additional power savings may be achieved by efficiently resynchronizing the multiplicand input with the Booth encoded input to the partial product circuit. <IMAGE></p> |
