发明名称 |
Data processor |
摘要 |
A start signal is generated which selects, from among a plurality of sub-periods resulting from division of one cycle period of an external clock signal and each having a length equivalent to one cycle period of an internal clock signal, a sub-period at a corresponding position to a setup time of an external device. When the start signal is generated after a CPU (central processing unit) issues a transmission request signal, there is made a transition to a transmission state. An address signal to the external device is held until data transmission starts between the CPU and the external device in synchronization with the external clock signal in the transmission state.
|
申请公布号 |
US5940599(A) |
申请公布日期 |
1999.08.17 |
申请号 |
US19970957160 |
申请日期 |
1997.10.24 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
URANO, MIKI;SUMIDA, KEIZO |
分类号 |
G06F13/42;(IPC1-7):G06F13/00 |
主分类号 |
G06F13/42 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|