摘要 |
<p>In a level shifter circuit comprising two P-channel transistors (MP1, MP2), two N-channel transistors (MN1, MN2), two P-channel transistors (MP3, MP4) and two N-channel transistors (MN3, MN4) which are interposed the P-channel transistors (MP1, MP2) and the N-channel transistors (MN1, MN2), four P-channel transistors (MP7, MP8, MP9, MP10) are connected between node (#1, #2) and VCC/GND signal (IN2) in series to fix node potentials of the N-channel transistors (MN3, MN4) to VCC/GND. Connected to the nodes (#1, #2), the P-channel transistors (MP9, MP10) have gates connected to GND as countermeasure of a breakdown voltage BVds. Connected to VCC/GND signal (IN2), the P-channel transistors (MP7, MP8) have gates which are directly connected to an input terminal (IN1) and an output terminal of an inverter (INV1), respectively. <IMAGE></p> |