发明名称 TIMING SIGNAL GENERATING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To realize a timing signal generating circuit capable of generating accurate timing signal. SOLUTION: A coarse timing signal 7 varying its level in accordance with the pulse of an input clock signal 6 is generated and when multiple phase clock signals 8 with different phases are generated in a timing synchronizing with the input clock signal 6, a pulse is generated in accordance with the phase of the clock signal of one of the multiple phase clock signal 8 selected following the fine timing data 5 at the time coarse timing signal 7 is '1'. As it is output as a fine timing signal 9, the fine timing signal 9 can be produced regardless of the constitution that delays the timing signal varying the pulse intervals. By this, the degradation of the timing accuracy due to a pattern effect and so accurate timing signal can be generated.
申请公布号 JPH11218564(A) 申请公布日期 1999.08.10
申请号 JP19980020048 申请日期 1998.01.30
申请人 ANDO ELECTRIC CO LTD 发明人 FUJII HARUHIKO
分类号 G01R31/3183;H03K3/02;H03K5/13;H03L7/00 主分类号 G01R31/3183
代理机构 代理人
主权项
地址