发明名称 Method and apparatus for handling multiple level-triggered and edge-triggered interrupts
摘要 Methods and apparatus are disclosed for determining whether the highest priority pending interrupt is an active level-triggered interrupt. One method includes: determining whether the vector corresponding to the highest priority pending interrupt matches the vector associated with a particular interrupt input; if it does, determining whether that particular interrupt input is programmed to be a level-triggered interrupt; if it is, determining whether the level-status of that particular interrupt input is active; and, if it is, sending a level-triggered active message for the highest priority pending interrupt, by maintaining the set status of a particular bit. One embodiment of the present invention includes an interrupt service register operable to indicate when an interrupt is being serviced, an interrupt request register operable to indicate when an interrupt is pending, and a comparator operable to compare the vector corresponding to the highest priority pending interrupt with the vector associated with the particular interrupt input. Included also is a control generator coupled to the comparator, and operable to selectively clear and/or set bits contained in the interrupt service register and in the interrupt request register. The present invention supports both edge-triggered and level-triggered interrupts, without the need for a trigger mode register or other similar overhead house-keeping controls and related storage logic, and without any hand-shake requirements.
申请公布号 AU2328599(A) 申请公布日期 1999.08.09
申请号 AU19990023285 申请日期 1999.01.18
申请人 INTEL CORPORATION 发明人 MUTHURAJAN JAYAKUMAR;VIJAY KUMAR GORU
分类号 G06F9/48 主分类号 G06F9/48
代理机构 代理人
主权项
地址