发明名称 VARIABLE DELAY CIRCUIT
摘要 <p>PROBLEM TO BE SOLVED: To provide a delay circuit capable of adjusting delay times with respect to the rise and fall of an input signal after it is manufactured. SOLUTION: This circuit includes plural switchable resistance elements, which are connected in parallel, consists of a delay element which delays an input signal via plural resistance elements and gets an output signal and a delay time controlling part 10 which selectively sends a switching control signal to plural resistance elements and controls delay time of the rise or fall of the input signal respectively by controlling ON/OFF of the resistance elements with a control signal from the part 10 and changing the resistance value.</p>
申请公布号 JPH11214967(A) 申请公布日期 1999.08.06
申请号 JP19980016965 申请日期 1998.01.29
申请人 NEC IC MICROCOMPUT SYST LTD 发明人 SHIBATA HIROYUKI;OKIMURA YASUNORI
分类号 G11C11/407;G11C11/4076;H03H11/26;H03K5/13;(IPC1-7):H03K5/13 主分类号 G11C11/407
代理机构 代理人
主权项
地址