发明名称 Dynamic scheduler for time multiplexed serial bus
摘要 Method and apparatus for improving bus utilization on a bus having a tiered topology, by estimating the worst-case transaction duration time for executing a transaction. The sum of three delays Dfixed, Ddata and Dhub-depth, is detemined, where Dfixed is a delay component which can depend on the transmission duration type of the transaction, as well as other fixed delays; Ddata is a delay component which depends on a number Nbytes of bytes to be transmitted for the transaction, and Dhub-depth is a delay component which depends (in one aspect) on the actual maximum hub depth in the bus topology, or which depends (in another aspect) on the actual hub depth of the target device.
申请公布号 US5933611(A) 申请公布日期 1999.08.03
申请号 US19970881031 申请日期 1997.06.23
申请人 OPTI INC. 发明人 SHAKKARWAR, RAJESH G.
分类号 G06F13/38;(IPC1-7):G06F13/00 主分类号 G06F13/38
代理机构 代理人
主权项
地址
您可能感兴趣的专利