发明名称 |
Divided word line architecture for embedded memories using multiple metal layers |
摘要 |
A semiconductor memory architecture is disclosed which results in reduced power dissipation. This reduction is accomplished by partitioning the word line of an array into segments thereby forming selectable blocks within the array. The power is reduced by the number of blocks by which the array can be partitioned. The word line segments are routed to a central decoder with a block select provision. Routing is accomplished with interconnect lines which are typically metal layers. The array remains continuous in spite of block partitioning.
|
申请公布号 |
US5933387(A) |
申请公布日期 |
1999.08.03 |
申请号 |
US19980050190 |
申请日期 |
1998.03.30 |
申请人 |
MANN, RICHARD |
发明人 |
WORLEY, EUGENE ROBERT |
分类号 |
G11C8/12;G11C8/14;(IPC1-7):G11C8/00 |
主分类号 |
G11C8/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|