发明名称 |
Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models |
摘要 |
A system and method are provided herein for creating and validating an electronic design structural description of a circuit or device from a VHDL description of the circuit or device which includes a compiler for compiling the VHDL description of the circuit or device; a device for locating problems within the compiled description and measuring the effectiveness of solving the problems; a device for passing information including the compiled description to a physical design level; a physical design tool for receiving the information and creating a physical design therefrom; and a device for back annotating the information from the physical design tool to the compiler.
|
申请公布号 |
US5933356(A) |
申请公布日期 |
1999.08.03 |
申请号 |
US19960740967 |
申请日期 |
1996.11.05 |
申请人 |
LSI LOGIC CORPORATION |
发明人 |
ROSTOKER, MICHAEL D.;DANGELO, CARLOS;BAIR, OWEN S. |
分类号 |
G01R31/317;G01R31/3183;G06F17/50;(IPC1-7):G06F17/50 |
主分类号 |
G01R31/317 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|