发明名称 |
METHOD AND APPARATUS FOR ENFORCING ORDERED EXECUTION OF READS AND WRITES ACROSS A MEMORY INTERFACE |
摘要 |
A memory interface is provided between a processor and a memory subsystem which is capable of multiple concurrent transactions or accesses. The interface between the processor and the memory carries read and write operations as well as "barrier" operations, where a barrier operation signals the non-reorderability of operations. In one variation, the memory interface is an interface to one or more memory mapped input/output (I/O) devices or computational devices.
|
申请公布号 |
WO9938085(A1) |
申请公布日期 |
1999.07.29 |
申请号 |
WO1999US01387 |
申请日期 |
1999.01.21 |
申请人 |
SUN MICROSYSTEMS, INC.;SPROULL, ROBERT, F. |
发明人 |
SPROULL, ROBERT, F. |
分类号 |
G06F12/06;G06F12/00;G06F13/16;(IPC1-7):G06F13/16 |
主分类号 |
G06F12/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|