发明名称 |
Clock error detection circuit |
摘要 |
A method and digital circuit for indicating whether the frequencies of two clocks are within a predetermined range of each other, wherein a first pattern of alternating binary one's and zero's is created using the active edge of the first clock; first and second sampled patterns are generated by sampling the first pattern with respective first and second edges of the second clock; and a first acceptance signal is asserted if either the first or second sampled pattern has alternating binary one's and zero's. A second acceptance signal is asserted as above but interchanging the two clock signals. A near-frequency signal is generated when both acceptance signals are asserted. A clock error signal is the inversion of the near-frequency signal.
|
申请公布号 |
US5930275(A) |
申请公布日期 |
1999.07.27 |
申请号 |
US19960659768 |
申请日期 |
1996.06.06 |
申请人 |
TANDEM COMPUTERS INCORPORATED |
发明人 |
HORST, ROBERT W. |
分类号 |
G06F9/22;G06F11/00;H03D13/00;H03K5/26;(IPC1-7):G06F11/00 |
主分类号 |
G06F9/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|